ABOUT GEO SEMICONDUCTOR
GEO Semiconductor (GEO), headquartered in San Jose, CA, is an industry leader in delivering programmable camera video processors to the rapidly growing automotive camera markets.
GEO’s products feature unique eWARP® geometric processing technology, image signal processing (ISP), and computer vision (CV) solutions backed by nearly 100 patents.
There is explosive growth for cameras on cars for both viewing and computer vision applications. GEO’s solutions enable cameras to produce images that are clearer, wider and more realistic.
Some of the key applications for GEO based cameras are found in surround view, backup, mirror replacement and driver monitoring applications.
POSITION DETAILS
You will be part of the IC design team, creating and bringing to market GEO’s next generation automotive camera video / vision processors.
Located in the Toronto office, you will have the following responsibilities :
Architect, design and verify key processing blocks of automotive camera video / vision processors
Work closely with the algorithm team to enhance efficiency and performance of next generation image processing elements
Design elements of the SOC processing fabric including CPU, high speed interfaces, interconnect fabric, top level clock and reset structures
Design of power management structures to achieve the lowest power consumption in multiple operational modes
Develop block / system level RTL to meet synthesis / physical, DFT and power goals
Develop block architecture & RTL that will meet the functional safety requirements of the chip
Collaborate with the physical design team to meet overall physical design targets
Work with verification team to develop and review block and chip level verification environments and test plans
Work with the systems and software teams on emulation platforms and lead the bring-up of your designed blocks
Play a key role in the bring-up of your design elements in the device prototype
Provide support to the Product Engineering team to meet all validation, characterization and qualification goals for the product
BSEE +
8 years of industry experience in digital design
A history of working with video / graphics processing
Development history with neural network accelerators a plus
Experience in RTL design with Verilog / System Verilog
Understanding of standard IC design methodology with simulation, synthesis, timing closure and DFT
Familiarity with design verification and the ability to independently develop block level test suites
Strong programming skills in C and scripting languages such as Python
As a GEO team member, you have a passion to solve complex technical challenges and thrive to define ground breaking innovations in camera processing.
You are highly motivated, hands-on and tech savvy with excellent interpersonal skills.
