The Graphic Processing Units (GPU) RTL to layout synthesis (RLS) team offers you technical career growth opportunities, inclusive work environments, a chance to work on top notch technology, access to principal engineers and highly competitive team members from which to learn from and codevelop methodologies and solutions that will directly impact Intel Corporation GPU products.
Focused on enabling Intel's product roadmap, the person who joins this role, will become part of leading-edge GPU RLS team.
In this role, you can contribute in many different internal sub-scopes such as :
Path finding towards a robust and faster synthesis,
Cell placement and routing auto-convergence,
Ctmesh implementation and power efficiency,
Floor planning and library collateral installations,
Implement ML / AI methods and tools
Scan stitching through flow automation. Interface with DFX architects to implement SCAN flows to guarantee high coverage and timely design convergence along with reliable chain connectivity algorithms to detect issues and many other interesting areas.
The candidate should possess the below soft skills :
Fast learner able to follow self paced trainings
Effectively communicate, interact and align with business partners, team members and customers in fluent English.
Comfortable handling ambiguity and dynamic environments
Analysis of complex process issues and solution identification. Problem solving skills
Proactive growth mindset, self-motivated, able to work under pressure.
You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
Minimum Qualifications :
Bachelor's Degree, Licentiate or Master's Degree in Electronic, Electrical engineering, Computer Science or any closely related area.
Will consider advanced students having finished all subjects and expecting graduation in less than 6 months
1+ year of experience with VLSI, Verilog.
6+ months of experience in Python and TCL, synthesis place and route tools.
Intermediate English Level
Candidate must have unrestricted permanent right to work in Costa Rica
Preferred Qualifications :
Experience with industry-standard chip design / analysis tools such as IC Compiler, Design Compiler, Fusion Compiler, Library compiler, PrimeTime
Interpret Verilog or System Verilog netlists
PERL or other scripting language